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Abstract
The electrochemical etching of crystalline silicon in hydrofluoric acid based
solutions has been found to produce a porous layer, termed porous silicon (PS), which is
found to exhibit photoluminescence (PL) and electroluminescence (EL) in the visible
region. While the luminescence mechanism is the subject of much debate, the potential
for this material is enormous as it could usher in a new generation of silicon-based
optoelectronic devices.
An electrolytic cell capable of producing luminescent layers of porous silicon over
large area silicon wafers has been designed and fabricated. The stability of the PL of PS
after subjection to standard microelectronic processing steps, namely thermal oxidation,
ion implantation, and reactive ion etching has been investigated. Changes in the PL
intensity as well as shifts in the PL wavelengths observed after processing support the
quantum confinement and surface states theories for the luminescence. These results
also support the possibility of integrating PS into standard silicon integrated circuit
processing.
For the study of EL, Au/PS Schottky, ITO/PS heterojunction and PS pn junction
diodes have been fabricated. EL efficiencies in the range of
10~5 to 10"7 have been
determined for these devices. The diodes typically exhibit extremely high series
resistance and ideality factor values. These results are direct consequences of the large
non-planar surface area of PS yielding poor electrical contacts and high surface state
densities. These factors need to be drastically improved to obtain efficient EL in PS
devices. A unique process capable of obtaining 5 u.m wide lines of luminescent porous
silicon in close proximity to device quality polished silicon is also presented.
1
Chapter 1 : Introduction
The theory of bandgaps and luminescent recombinations in materials is presented
here. The physics of the anodization process to produce luminescent porous silicon and
the luminescence theories for porous silicon are also presented in detail.
1.1 General Luminescence Theory
The allowed energy levels that an electron can occupy in a crystalline solid can be
determined by solving the Schrodinger equation for the periodic potential of the crystalline
lattice, with the results showing that only certain energies or bands of energy are allowed.
These bands are called the conduction band and the valence band, with the conduction
band having higher energy states for electrons. In between these bands is a forbidden
energy region in which allowed states can not exist. The separation energy between the
conduction band and the valence band is called the bandgap energy, Eg. Materials are
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Figure 1.1: Simplified band diagram of a semiconductor
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Figure 1.2: Energy band structures of Ge, Si, and GaAs
classified according to the magnitude of their bandgap energy, with semiconductors
typically having bandgaps in the range of 0.5 - 3 eV. A schematic of the energy bands
and Eg is shown in Figure
1.1.1
In reality, the conduction and valence bands are composed of numerous bands.
Figure 1.2 shows the energy band structures for Ge, Si, and GaAs. The values of Eg at
300K for the materials are 0.66, 1.12, and 1.42 eV, respectively.2
Electrons and holes can be elevated to energies so that the concentrations in the
energy bands are above those of thermal equilibrium. This can be done through the
absorption of optical or electrical energy. Optical absorption is displayed schematically
in Figure 1.3.3
The photon energy Ex (in electron volts) is given in Equation 1.1, where h is
Planck's constant, c is the speed of light, and X is the wavelength. The magnitude of Ex
must be greater than or equal to Efl to be absorbed and create an excess carrier.
3
Figure 1.3: Excess carrier generation by optical absorption
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When an electron is excited from the valence band into the conduction band, which also
creates an excess hole in the valence band, a recombination process must be utilized in
order to restore the electron to its original state. Figure 1 .4 illustrates two band-to-band
mechanisms that may take place. The right side of the figure shows a transition in which
a photon of energy equal to the bandgap energy EB is given off. The left side of the figure
shows the potential energy of the electron being converted into a phonon, or heat.4
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Figure 1.5: Energy band structure for GaAs
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Figure 1.6: Direct recombination
process in GaAs
Which one of these mechanisms occurs depends on the nature of the
semiconductor and its energy band structure. Understanding the differences between the
two mechanisms is critical to the understanding of the transformation that takes place
when porous silicon is formed. Both mechanisms will therefore be explained in further
detail.
First, the energy band structure of GaAs will be examined. It is shown in Figure
1 .5. At the (0,0,0) point near the center of the horizontal axis, a maximum is occurring in
the valence band energy. At the same value of the wave vector k a minimum is also
occurring in the conduction band energy. The bandgap energy E8 is measured from these
5
Si \
i.
4 \
c
2
3 / co
t DC
? 2 _ a
JP i
c E,
o
T
1
UJ y[V
i.
\v DCa>-3 A "
(1, 1, 1) direction (0,0,0) (1, 0, 0) direction
Wave vector k
Figure 1.7: Energy band structure for silicon
two points. The term direct bandgap is applied to materials, such as GaAs presented
here, that have these extrema occurring at the same value of k. Figure 1.6 shows how
recombination occurs, with a photon of energy E8 being given
off.5
The energy band of Si, shown in Figure 1 .7, does not have the extremas occurring
at the same value of k. Instead, the valence band maximum occurs at the (0,0,0) point
while the conduction band minimum occurs some distance away in the (1,0,0) direction.
Again, Eg is measured between these two points. This type of semiconductor is classified
as having an indirect bandgap. An important point to note here is that when
recombination occurs in any material, energy and crystal momentum must be conserved.
In direct bandgap materials, an electron can recombine with little or no change in the
value of k. Indirect bandgap materials, however, require a change in k to conserve crystal
momentum. To change the value of k, the energy of a photon released by recombination
would have to be much greater than the bandgap, while a vibration of the crystal lattice
would achieve conservation for this transition.6 Only a discrete set of crystal lattice
vibrations is allowed by quantum mechanical physics, with these quantum vibrations being
called phonons.
Normally, a semiconductor has some lattice defects or impurities which give rise
to midgap energy levels. Recombination in silicon involving two phonons and a midgap
energy level is schematically shown in Figure 1 .8/
Recombination in indirect bandgap materials involving midgap traps and multiple
phonons are much more probable than those involving the emission of a photon. For this
reason, indirect bandgap semiconductors normally are not used for light emitting devices.
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Figure 1.8: Recombination via a midgap energy
level in silicon
1.2 Introduction to Porous Silicon
The fact that crystalline silicon is a poor light emitter due to its indirect band gap
is well known.8 It has been found, however, that the preferential electrochemical etching
of bulk silicon in hydrofluoric acid creates a network of pores within the silicon. This
network, when excited with short wavelength (UV) light, shows a strong visible
photoluminescence (PL) at room temperature. This was first reported by Canham in
19909
and the material has been named porous silicon. Reported PLwavelengths range
from the infrared to blue as shown in Figure 1.9.10 The electroluminescence (EL) reports
show similar
spectra.11
The nature of the porous silicon structure is dependent on the acid concentration,
applied electric potential and current density in the electrochemical cell. It is very
dependent on the silicon dopant type and concentration. Pore sizes range from several
nanometers to one micron in diameter and the porosity varies between 10% and
90%.12
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Figure 1.9: PL spectra of several porous silicon samples
The source of the photoluminescence (PL) has been the subject of much
controversy. Several mechanisms have been proposed:
(1) The presence of quantum-size Si wire structures, which yield a direct,
allowed band gap in the visible energy
range.13 This theory's strength is
that a blueshift of the PL occurs with decreasing Si wire size.
(2) The surface presence of hydrides (SiHx),14 similar to that of
hydrogenated amorphous silicon. This theory is supported by the fact that
luminescence decreases with decreasing hydrogen content.
(3) The presence of siloxene (Si603H6) compounds, which emit visible
light.15 This theory is based on the fact that optical and structural
properties of porous silicon and siloxene compounds are quite similar.
(4) The presence of surface-confined
states.16 The explanation of red
shifts in the PL spectrum by photochemical treatments is this theory's forte.
While this theory has gained the most favor as of late, all of them have yet
to be proven.
The understanding of the luminescence mechanism is important to this material's
technological development, which is in optoelectronic devices and displays. This lack of
knowledge has not stopped engineers, however, as light emitting diodes and detectors
have been
fabricated.17 Recent improvements in designs are leading to higher, but still
10
low, efficiencies.18 The goals of this research were to produce light emitting devices from
porous silicon and characterize them in an effort to improve upon the original designs and
their efficiencies. While the results are encouraging, much work still remains.
1.3 Porous Silicon Structure and Formation Process
Anodization of crystalline silicon in a hydrofluoric solution will produce a network
of randomly spaced pores. The typical apparatus used to produce porous silicon is shown
in Figure 1.10.
The diameters of the pores range from macropores (>50 nm) to mesopores (2-50
nm) and even micropores (<2 nm). The silicon
"columns" left standing in between these
pores have a diameter approximately equal to the radius of the pores at 80% porosity.
Luminescence does not occur until the etching produces columns of 5 nm or less in
diameter.19
Figure 1.10: Electrolytic cell used for the etching of
porous silicon
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The basic conditions for electrochemical pore formation are a passive state of the
pore walls and an active state, which promotes dissolution, at the pore tip. Dissolution of
a silicon electrode in hydrofluoric acid will occur if holes (h+) are present at the surface.
This will lead to an area which is depleted of holes, and therefore passivated.
Surface depletion of holes will occur due to two different mechanisms. The first
requires that the silicon anode be in contact with an electrolyte, with immediate
consumption of the holes due to the dissolution reaction, which is schematically shown
in Figure 1.11. This will result in macro- and mesopores, depending on the resistivity of
the material.20
Depletion of holes will also occur if the dimensions of the semiconductor particle
are below the Bohr radius of an exciton (a few nm). The holes are depleted, independent
of doping density, due to a quantum confinement effect.21 This mechanism yields
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Figure 1.11: Dissolution mechanism of silicon electrodes in HF
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Figure 1.12: The two ways a
hole can enter the solution
micropores and deserves further discussion.
It has been shown by light absorption studies that the band gap of porous silicon
is wider than that of bulk silicon.22 This implies that during anodization, a hole needs the
additional energy Eq to enter the porous layer from the bulk, as shown in Figure 1 .12. As
the dimensions of the porous skeleton get smaller, Eq will get larger, encouraging the
holes to enter the electrolyte directly from the bulk rather than entering the columns. It
can be seen that if the anodic bias is increased, a decrease in skeleton size will result,
which will produce a blueshift of the PL peak position.23
Additional holes can be generated in the porous layer by illumination while etching
is still taking place. This will also promote further thinning of the skeleton. The electron
produced will migrate to the bulk due to the applied bias, while the hole will enter the
electrolyte. This is shown schematically in Figure 1 .13. It should be noted that the energy
of the photons used must be larger than the band gap of the porous layer. The process
presented here, as well as the predicted effects on the optical and PL characteristics,
13
Figure 1.13: Generation of an
electron-hole pair by illumination,
promoting further thinning of the
porous skeleton
have been proven experimentally
24
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1.4 Luminescence Theories for Porous Silicon
The mechanism governing the bright visible photoluminescence at room
temperature has generated much debate. While some theories are stronger than others,
all have yet to be proven. Evidence supporting and contrasting all theories to date is
presented here. The theories are discussed in chronological order of origin.
1.4a Quantum Confinement
The theory that the anodization of crystalline silicon in a hydrofluoric solution
produces silicon structures that are small enough to exploit quantum confinement effects
on the band structure was first proposed by the father of light emitting porous silicon, L.T.
Canham.1 He listed four reasons to support his hypothesis: (1) PL occurred for all types
of freshly anodized silicon samples (p-, p+, n-, n+), provided the porositywas high enough
to expect quantum size effects. This is supported by the fact that PL did not occur for
macroporous samples. Nor was it found to occur in a sample made completely
amorphous by implantation prior to anodization. (2) The PL intensity increased and shifted
towards the blue with further quiescent etching in HF after anodization, which would be
the result of a larger quantum confinement effect. (3) The half width of the PL band (.15
eV) is narrower than the wide bands of amorphous Si:H (0.3 eV) and polysilane alloys
(0.6-0.7 eV), which also emit visible light. (4) Fabrication of silicon "quantum dots" by
Furukawa and
Mijasato25
with an average diameter of 20-50 A that also showed bright
visible PL was successfully accomplished.
Further support for this theory comes from many sources. Ohno et al. report
theoretical calculations for silicon wires of 15.3, 11.5, and 7.7 A that reveal a direct band
gap that has been increased over crystalline silicon by 0.9, 1 .3, and 1 .9 eV, respectively.
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Figure 1.14: Electronic structure near the bandgap
for a 7.7 A wire. The inset shows the 3x3 silicon
atom structure with hydrogen atoms passivating
any dangling bonds.
Figure 1.14 shows the band structure for the 7.7 A structure. They also go on to state
that although the hydrogen termination does not alter the optical properties of the silicon
wires, it is necessary to remove nonradiative Si dangling-bond states in the band gap.
This statement leads the inquisitive mind to question if other surface passivation
agents could be employed instead of hydrogen. Peng etal., in addition to confirming blue
shifts with increased etching time, present thermal oxidation data from work done at RIT
which shows a decrease in PL intensity upon hydrogen desorption from the surface up
until approximately 700C. The formation of a high quality oxide upon the surface after
further heating fully recovers the PL, which also shows a blue shift. This is expected, as
column diameters get smaller because silicon is consumed in the oxidation
process.26
More recently reported experimental evidence in support of this theory is that
phonon assistance is involved in the PL, as reported by Calcott et al.27 Resonantly
16
excited PL spectroscopy at 2K revealed that coupling to TO(A) phonons (with energy ETO)
and much more weakly to TA(A) phonons (with energy ETA) occurred. The behavior
demonstratedwas identical, for all intents and purposes, to the phonon coupling observed
in crystalline silicon. This result, they claim, unambiguosly shows that crystalline silicon
is the luminescent material in porous silicon and that the quantum confinement model is
correct.28
1.4b The Presence of Siloxene
According to Fuchs et al., the electrochemical etching process described earlier
generates silicon-oxygen-hydrogen compounds, siloxene (Si603H6) and its derivatives,
which are responsible for the strong room temperature PL. It was first reported in 1 922
that these compounds emit visible light very well at room
temperature.29
This theory was first supported by the similar behaviors of the PL and also by the
vibrational properties of porous silicon and siloxene. Figure 1.15 shows the PL spectra
of porous silicon and siloxene samples while Figure 1.16 shows the Raman spectra for
400*C
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Figure 1.15: Normalized PL spectra of porous silicon and
siloxene
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Figure 1.16: Raman spectra of freestanding
porous silicon, siloxene and a derivative,
crystalline silicon and amorphous quartz
both materials. The authors argue that for both materials, the principal peak for the Si-Si
vibrations shifts to 514 cm"1, while the signal still remains narrow. If this shift were due
to quantum confinement, previously discussed, the width of the signal should increase
dramatically.30
Recently, Franz et al. have presented small angle x-ray scattering (SAXS) results
that indicate the structure of porous silicon and siloxene are very
similar.31
Evidence contradicting this theory is also available. The oxidation experiments
presented earlier are inexplicable using this hypothesis. Also, the results that the
luminescence requires phonon assistance in some cases lead to additional doubts about
this theory because this is sound evidence that crystalline silicon has a role in the
luminescence, as stated
earlier.32 Siloxene, on the other hand, has a direct bandgap
18
and generally would not require phonons to assist in the recombination process.
1.4c Recombination in SlHx Complexes
The lack of a blueshift in PL with pore widening and also the existence of PL at
porosities as low as 22% is the basis for the theory that SiHx complexes are responsible
for light emission, as presented by Prokes et al.33
The behavior of amorphous hydrogenated silicon (a-Si:H), reported by Wolford et
al., shows luminescence in the range of 1.3 - 2.05 eV, blueshifting with increasing
hydrogen content.34 The reasoning is that new bonding states are formed deep within
the silicon valence bands, with deeper states occurring with higher H content, expanding
the gap even further. Prokes et al. state that red-shifts in the luminescence, as well as
weaker intensities, were experimentally found as hydrogen underwent desorption from the
surface. These findings are presented in Figure 1.17.
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Figure 1.17: Decay in PL for porous silicon at 20 - 390C. Note the
red shift. The inset shows hydrogen gas evolution as a function of
temperature.
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This evidence agrees with the oxidation experiments by Peng et al. already
presented. What Prokes et al. fail to state, however, is that the PL will recover upon
oxidation at higher temperatures, a characteristic that is not seen in amorphous silicon.
This theory's supporters also state that Raman spectroscopy as well as X-ray
Photoelectron Spectroscopy (XPS) show an amorphous silicon presence.35,36 This is
sound evidence but deserves questioning as an individual column of porous silicon is not
being examined by these tests but rather a large portion of the entire sample. This may
not be representative of the structure on the microscopic scale.
Unfortunately for this theory, the lack of a blue shift with increased etching times
that was reported does not seem to be repeatable in other laboratories.
1.4d Surface States
Recently, a theory has been proposed that has gained much support in the wake
of a new discovery: Petrova-Koch et al. have reported that the PL from porous silicon
actually has two components, which is apparent as
"fast" luminescence and "slow"
luminescence.37
Their experiment measured the PL from a sample after pulse excitation. The
results, shown in Figure 1.18, are that 10 ns after excitation, PL is occurring with a peak
wavelength of approximately 450 nm (blue). After 100 ns, the intensity of the blue
component has practically gone to zero while another peak is occurring at approximately
650 nm (orange). At 1 \xs, the fast luminescence is completely gone, while only the
slower orange component remains.
Koch et al., many of which are co-authors on the previously cited paper, propose
that the radiative emission involves surface-confined states on the nanocrystallites of
20
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Figure 1.18: Demonstration of the
fast PL band (10 ns) and the slow PL
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porous
silicon.38 They argue that the crystallites are practically isolated small particles
with more than 10% of the atoms on the surface, which has many steps, ridges and other
structural irregularities. These irregularities will surely cause electronic energy levels
below those of the crystalline core to exist. They believe them to be -0.3 eV below the
core states and localized on a scale of 5-10 A.39
Photoluminescence would then occur either one of three ways, as shown in Figure
1.19: (i) the electron and hole recombine via a band-to-band transition in the volume
without involving surface states, which will require a phonon for large diameter columns.
This is denoted E0 in Figure 1.18. (ii) One of the electron-hole pair is trapped at an energy
below the gap and quickly recombines with the free partner, denoted Er The band-to-
bound recombination time is on the order of the surface state trapping rate and can be
much faster than type E2. (iii) Both partners enter surface states and recombine through
21
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Figure 1.19: Proposed transition processes, with E1 and E2 involving surface
states
a tunneling process, shown by E2. This process is slow, showing lifetime distributions
similar to that of a-Si:H.40
Because of the typical column dimensions of 2 - 4 nm, type E0 emission is not very
probable because the excited pair would extend through the volume. If the confinement
is such that, after one partner is trapped, the other can not move away and be trapped,
then type En will dominate. However, type E2 transitions will also occur at these column
dimensions. This reasoning explains the fast and slow components described earlier.
Evidence for the existence of electronic levels with energies extending to mid-gap
is shown in Figure 1.20, which is the optical absorption spectra for c-Si, a-Si:H, and
porous silicon. It should be noted that the spectrum for porous silicon is very similar to
the spectrum of a-Si:H, showing absorption at -0.85 eV.
The desorption of hydrogen from the surface during oxidation, presented earlier
as work by Peng era/., is unaccounted for unless considering the effects of surface states.
Koch et al. conclude by saying that the phonon assisted transitions explained previously
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Figure 1.20: Optical absorption spectra of porous, amorphous and
crystalline silicon at 300K
are a type E0 process involving large particles, and that they comprise a small percentage
of the luminescent processes occurring. The work done by Calcott et al. was on the slow
component of the PL, while no evidence for phonon assistance with the fast component
has been found to date.
Again, while no theories have been proven or disproven to date, the cases for
quantum confinement and surface state involvement are quite strong. Because of these
theories strengths, the author suggests that charge carriers created by applied electric
potentials in porous silicon devices that yield electroluminescence are also governed by
these proposed luminescence mechanisms. The mechanisms governing carrier
generation and transport in devices in general as well as designs for potentially
electroluminescent porous silicon devices will be discussed in the next chapter.
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Chapter 2: Device Theory
The debate about what mechanism is responsible for the PL would remain an
academic exercise unless porous silicon can be developed into a useful technology. The
possibility of manufacturing stable light emitting diodes and detectors is strong. Those
macrodevices would then set the foundation for developing on-chip microdevices. The
potential use of porous silicon in displays is also present as its luminescence can be
"tuned" to be any wavelength in the visible spectrum. Hopefully these technologies will
be suitable for production using standard integrated circuit processing.
The theory behind different light emitting diodes will be discussed here to outline
the characteristics of an efficient device and set the foundation for the research
conducted.
2.1 Schottky Diodes
A rectifying metal-semiconductor junction is typically referred to as a Schottky
diode, after Walter Schottky, who developed the theory of the devices in the 1930s. A
schematic of the basic structure is shown in Figure 2.1. A Schottky diode is simply
formed by the
WMMJM>Ms/>,A
Barrier
metal
Semiconductor
VMMMMMWMMMM/MPT
"Ohmic
back contact
Figure 2.1: Basic structure of a Schottky diode
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deposition of a metal film onto the semiconductor surface. Schottky diodes require a large
energy barrier to be formed between the metal and
semiconductor.1
In Figure 2.2a, as a semiconductor is brought close to a metal with a higher work
function, an electric field is formed between the metal and the semiconductor, pointing
away from the semiconductor. As the materials are brought closer together as in Figure
2.2b, the field increases in magnitude. It is supported by a surface charge on the
semiconductor consisting of uncompensated donor ions in a surface depletion region.
Vacuum
Metal Semiconductor
(a)
(b)
"t't m IK ~ <7*
jj]J^ gj
I""
<c)
Figure 2.2: Formation of a Schottky barrier
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When the two materials are in contact, the band bending shown in Figure 2.2c results.2
The barrier height q<}>B of the device, shown graphically in Figure 2.2c, is very
important and is defined as the energy difference between the conduction band edge and
the Fermi level at the semiconductor surface. The band bending decreases when a
negative voltage is applied to the semiconductor, allowing electrons to flow from the
semiconductor into the metal. This is shown in Figure 2.3a below. An application of a
positive voltage to the semiconductor greatly reduces the amount of electrons at the
surface, stopping current flow from the semiconductor to the metal, as shown in Figure
2.3b. The fact that q4>B remains unaffected by biasing allows for electron flow from the
metal to the semiconductor in reverse biasing, giving rise to leakage
current.3
Up to this point, only the current due to electrons has been accounted for. While
Schottky diodes are majority carrier devices, there is also minority carrier injection
occurring from the metal into the semiconductor. This is because the transfer of electrons
from the valence band of the semiconductor to the metal does not require much energy,
Figure 2.3: Band diagrams for (a) forward and (b) reverse bias
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resulting in holes being injected into the semiconductor. This is apparent from the band
diagram in Figure 2.3a. This process is limited by the diffusion of the holes into the bulk,
however, and yields a much smaller minority carrier hole current in relation to the total
current for the device.4
There are several factors that indicate that these types of devices will not be very
efficient when using porous silicon. Luminescence will occur through the recombination
of injected holes into the n-type porous silicon columns. In porous silicon Schottky diodes,
it should be expected that the minority carrier hole current will be very small as the
diffusion of the holes down the narrow columns will be very slow in relation to bulk silicon.
The rate of recombination will also be limited by the low amount of electrons present in
the columns due to the quantum confinement. The thickness of the metal also has to be
in the range of 100 - 300 A so that light generated in the columns can pass through it.
This thin of a metal may lead to contact problems as the metal may not be continuous.
Additionally, the fact that the contact will only be to the tops of the columns suggests that
these types of devices will not be very efficient. The schematic of the Schottky diode that
will be produced using porous silicon is given below in Figure 2.4.
Luminescent
Porous Layer
(10 n)
iin
'_''
'
"
n-type wafer
Gold
Layer
(20 nm)
n+ layer
Aluminum Layer
Figure 2.4: Schematic of porous Schottky diode
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2.2 pn Junction Diodes
mmm)m//m
\mmmmAW/////M
Figure 2.5: A pn junction diode
A p-type area can be formed on an n-type material by ion implantation or diffusion
to form a pn junction diode, as shown in Figure 2.5.5 There is no net current in this type
of device when it is in a state of thermal equilibrium, i.e. no external field is applied.
However, there are currents present in the device, as shown in Figure 2.6a. These are
due to the carrier concentration gradients present across the junction. As majority carriers
diffuse across the junction because of the concentration gradient, an electric field is
produced by the ions formed to produce the carriers. This field gives rise to a drift current
that is equal in magnitude, but opposite in direction to the diffusion current, maintaining
thermal equilibrium. The region between the donor and acceptor ions in which the electric
field exists is known as the depletion
region.6
The complete energy band diagram for the pn junction at thermal equilibrium is
shown in Figure 2.7, with the magnitudes of the currents shown graphically above and
below the conduction and valence
bands.7
The application of a forward bias (positive voltage to the p-type side) will cause an
increase in the diffusion currents, as shown in Figure 2.8, while the drift current due to the
electric field in the depletion region will diminish slightly, resulting in a net current.
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Figure 2.7: Band diagram for pn junction at thermal equilibrium
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Figure 2.8: Band diagram for forward bias
Recombination of the carriers in forward bias is shown in Figure 2.9. Looking only
at holes, it can be seen that recombination can occur at three locations in the device: (1)
In the n-type side of the device, where holes are minority carriers (2) In the p-type side
of the device, where holes are majority carriers (3) In the depletion region.8
Figure 2.9: Recombination of excess carriers
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As with the Schottky diodes, there are several questions that will have to be
answered before fabricating efficient porous pn junction devices: (1) Can a good contact
be made to the top layer? (2) Will the luminescence be able to escape through the metal
contact? (3) How can the pn junction be formed in the porous layer? (4) If the junction is
made before the anodization, will it still be there afterwards? (5) If the junction is made
after anodization, will the luminescent properties survive the processing? (6) Where will
the light emission occur? In the n-type or the p-type region?
Some of the questions above will be answered by producing a device that has a
p-type mesoporous region on top of an n-type microporous region as shown in Figure
2.10. The junction will be made prior to anodization, which will be light assisted. This
should slow the etching rate of the p-type region, leaving it macroporous and non-
luminescent. The lower porosity should make it a better contact than luminescent porous
silicon. The n-type region should reach a high enough porosity so that luminescence will
occur. The device should then produce light under forward bias through recombination
in the n-type region. Therefore the p-type layer should be thin enough so that light can
escape through it as well as the metal layer on top, which again will be gold.
Gold Layer (20 nm)
Luminescent n-type-
Porous Layer (10 p)
n-type wafer
Nonluminescent
p-type Porous Layer
(1.5 u)
n+ layer
Aluminum Layer
Figure 2.10: Schematic of porous pn junction
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2.3 Heterojunction Diodes
A rectifying junction can also be formed by bringing two different type
semiconductors into contact. This type of junction is called a heterojunction and is very
similar to a pn junction. Even after bringing the materials into contact the Fermi level is
kept at a constant level throughout the system. At thermal equilibrium, this leads to a
bending of the bands, with the p-type bands bending downwards, and the n-type bending
upwards, as shown in Figure 2.1 1.9
The atoms at the interface usually form bonds when the materials are brought
together. This may lead to problems, however, if the lattice constants of the two materials
differ by a large amount. The atoms at the interface will have to adjust to create the bond,
developing strain which may lead to dislocations.
The situation depicted in Figure 2.1 1 with the n-type semiconductor having a larger
bandgap than the p-type semiconductor is exactly the situation that will be studied.
Indium Tin Oxide (ITO), a transparent n-type semiconductorwith a bandgap approximately
equal to 3.6 eV,10 will be deposited on p-type porous silicon, which will have a bandgap
approximately equal to 2.5 eV. The first obvious problem is again to make a good contact
Figure 2.11: Band diagram of a heterojunction diode
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to the porous layer. The magnitude of this problem should be less with ITO as a thicker
layer can be put on, since it is virtually transparent to visible light. Therefore, any visible
light should be able to escape the top of the device.
A potentially larger problem with the heterojunction diode could be the difference
in the lattice constants. The lattice constant for ITO is approximately 10.15
A11
with a
concentration of 10% Tin while the constant for crystalline silicon is 5.43 A.12 While the
lattice constant of porous silicon on the surface of the columns probably is not the same
as crystalline silicon, it also probably has not stretched to that of ITO. This may introduce
strain as stated earlier, which may show itself as non-radiative traps lowering the
efficiency of the devices.
The schematic of the diode that was fabricated is shown below in Figure 2.12.
ITO
Luminescent
Porous Layer
(10 n)
: Layer
(1500 A)
p+ layer
p-type wafer
Aluminum Layer
Figure 2.12: Schematic of the heterojunction diode
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2.4 Device Characteristic Extraction
C* G
5*.
Figure 2.13: The diode
model circuit
A pn or Schottky diode can be modeled by a junction capacitance C in parallel with
a junction conductance G, both of which are in series with a resistance Rs, aptly named
the series resistance. The schematic for this model is shown in Figure 2.1 3.13 Series
resistance depends on the semiconductor bulk resistivity and on the contact resistance.
These are two very important parameters when dealing with porous silicon as the contact
resistance and the bulk resistivity are both expected to be extremely high. Being able to
extractRS from device curves is a high priority.
Another very important factor associated with diodes is the ideality factor n. This
value is a measure of how the diode operates in relation to operation which is predicted
by the ideal diode equation, given here in Equation 2.1.
I = iAe**7 - l)
(2.1)
When n is equal to unity, the diode is said to be ideal, with its operation depicted by the
dotted line in Figure 2.1
4.14 A deviation from ideality occurs at very low applied voltages
where recombination current not accounted for in equation 2.1 dominates. This leads to
a value for n that approaches 2.
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Figure 2.14: Forward biased deviations from ideal
At higher voltages, a phenomenon known as high level injection begins to occur
when the amount of injected minority carriers begins to approach the concentration of the
majority carriers. This leads to n approaching values of 2.
At these voltage levels, Rs also begins to affect the current-voltage relationship.
It may be difficult in some cases to distinguish the difference between high level injection
effects and Rs effects.
Figure 2.15: Log(l) vs. V for a diode with R,
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Figure 2.16: AV vs. I to determine R,
To obtain the values of n and Rs, a Log (I) vs V plot must be made, as shown in
Figure 2.15. The slope of the line can be extracted directly from the plot, with n being
found by equation 2.2.
n -
2.3SkT/q
(2.2)
where S is the slope of the line and the 2.3 factor comes from the conversion from plotting
log(l)(base 10) as opposed to ln(l) as in Figure 2.1 4.15 The value of Rs is found by
measuring the deviation of the actual curve from the straight line that is predicted for Rs=0.
When this is plotted versus the current, the slope of the line is Rs, as shown in Figure
2.16.
Another technique used to determine the value of Rs is simply to measure the
slope of the straight line portion in the positive bias region of the l-V characteristic curve
for the diode in question. The inverse of the slope will be Rs.
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The most important factor concerning LED's is the external quantum efficiency,
which is a measure of the amount of light emitted from the device in relation to how much
is created. It is defined in Equation 2.3.16
_
Photons emitted (2 q\^externa carriers injected
'
The external quantum efficiency will be measured here by comparing the magnitude of the
electroluminescence with the magnitude of the photoluminescence.
The accepted value of the PL efficiency is
5%.17 The laser power used to excite
all of the samples for PL measurement was 1 6.5 mW. By reading the maximum intensity
off of the PL graph, a ratio can be determined as shown in Equation 2.4,
=
PI^x x F
= 5% (24)PL Powerinput
where F is a multiplication factor inherent to the system.
The EL efficiency can be calculated by taking the maximum EL intensity and
dividing that by the input power. This is shown in Equation 2.5.
=
gLmax x F = , (2.5)lEL PowerInpuc
By dividing Equation 2.5 by Equation 2.4 to cancel the F factor, a value can be arrived
upon for the EL efficiency.
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Chapter 3: Experimental Procedures
The procedures used for porous silicon formation, device fabrication and
photoluminescence (PL) and electroluminescence (EL) measurements are presented here.
3.1 Porous Silicon Formation
3.1a Anodization Equipment
The anodization of crystalline silicon in a hydrofluoric acid aqueous solution will
form a porous layer as explained in Section 1 .3. Basically, the process is rather simple
as it only requires the ability to apply a positive bias to a silicon wafer while applying a
negative bias to the acid bath.
The apparatus used at RIT is shown in Figure 3.1. It consists of two main teflon
plates. Teflon was chosen for its resistance to etching in hydrofluoric acid. The back
plate, shown in Figure 3.1a, has a highly conductive metal plate cemented into a slight
depression in the teflon plate. The depression is deep enough so that when a silicon
wafer is placed on the metal plate, the wafer surface will be level with the teflon plate
surface. The metal plate also has a metal contact screw that extends through the teflon
plate to the back so that a voltage can be applied to the plate.
Figure 3.1b shows the front teflon plate which has a 54 mm diameter hole drilled
through it. This plate is placed on top of the silicon wafer which is in contact with the
metal plate. The polished side of the wafer faces the front plate. Three o-rings are
placed between the two teflon plates. These are to prevent the leakage of liquid onto the
metal plate and back of the silicon wafer during anodization.
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The complete anodization setup is shown in Figure 3.1c. The two teflon plates are
shown holding a silicon wafer while the whole apparatus is partially submerged in an HF
bath. PVC bolts and nuts, which do not etch in HF, are used to secure the two plates
together and are not shown in Figure 3.1c. Originally, nylon bolts were used but have a
very short lifetime in HF and were quickly replaced by the PVC. It can be seen that a
platinum foil was used as the cathode, also chosen for its etch resistance.
The application of a positive voltage to the wafer along with a negative voltage to
the platinum cathode would begin the anodization process as current would begin to flow
through the wafer. The current and voltage were constantly monitored during the
anodization. The apparatus only allowed for current flow through the wafer, thereby
producing porous silicon as described in section 1 .3. An important note here is that the
acid level did not reach the level of the contact screw, as this would give the current an
alternative path. This would slow or even possibly stop porous silicon formation.
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Figure 3.1
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Anodization Process
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c) Complete setup with teflon plates holding
silicon wafer in HF bath
3.1b Anodization Parameters
Section 1 .3 states that the porous silicon formation process employs hydrofluoric
acid as the etchant. 1:1 mixtures of HF and either ethanol (C2H5OH) or methanol
(CH3OH) were employed in the etching process. Current densities were kept low (5-20
mA/cm2) as electropolishing of the silicon surface occurred at current densities above 50
mA/cm2. Etch durations were typically between 5 and 20 minutes, with PL layers forming
after only several minutes. The PL intensity of the samples usually increased with
increasing etch duration.
Porous silicon could be readily formed on n-type samples in either mixture at
various current densities with light assistance, with a very homogeneous layer being
formed if an ohmic contact and aluminum were present on the back of the wafer. Virgin
p-type wafers would form luminescent porous layers of medium quality (low homogeneity
and weak PL) in either mixture. These samples are not desirable for device purposes,
however, because of their lack of a back ohmic contact.
A problem arose with p-type wafers with a back contact, however, as they would
form a nonluminescent skin, which is presumably silicon, on top of a luminescent layer.
Occasionally during the anodization process, hydrogen formed as a product would bubble
up under this skin and cause areas to peel off. The exposed area would
then luminesce
brightly under UV excitation. This problem also occurred with several of the n-type wafers
that had a p-type layer formed on them. It appeared to be independent of anodization
parameters because attempts to repeat successful etchings usually were futile. While
luminescent p-type samples were obtained, it was a rare occasion. This problem needs
further discussion and will be addressed in section 4.1.
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3.2 Luminescence Measurements
The porous films were analyzed using the apparatus shown in Figure 3.2 to obtain
the luminescent spectra. This equipment is present in the Electrical Engineering
Department at the University of Rochester. Figure 3.2a shows the setup used to obtain
the photoluminescence (PL) spectrawhile Figure 3.2b shows how the electroluminescence
spectra were obtained.
The porous films were excited by an incident beam .5 mm in diameter generated
by a HeCd laser operating at 430 nm with an intensity of 16.5 mW. A spectrometer
filtered to cutoff light shorter than 475 nm was used to detect the PL spectra from the
samples. The meter was placed perpendicular to the sample surface ensuring that the
measuring of the reflected laser beam off of the sample did not occur. Therefore, only the
light produced by the porous sample was measured.
The spectrometer was connected to an Optical Spectrometric Multichannel
Analyzer (OSMA), which converted the light into an electric signal which could then be
plotted by software available on a PC.
Electroluminescence spectra were obtained using the same apparatus. A voltage
was applied to the devices which generated light to be measured as opposed to using the
laser beam for excitation. The filter was also removed.
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3.3 Device Fabrication
The fabrication processes used for the Schottky, heterojunction, and pn junction
devices will be presented here. The SUPREM-III simulations used to determine the
process characteristics are given in Appendix A.
3.3a Schottky Diode
This process is the least complex of the three devices made. After a standard
RCA clean,1 n-type wafers with bulk resistivities in the range of 5-15 ti-cm were backside
doped by one of two methods. This was done to create an ohmic contact to the back of
the device. The first method employed the use of a spin-on glass (SOG) which has
phosphorus incorporated into it. The SOG chosen was P-854 manufactured by Allied
Signal. The SOG was spun onto the wafer in the exact way that photoresist is. The spin
speed and time used were 3000 rpm for 20 seconds, which gives a glass approximately
2500 A thick. The wafers were then placed into a convection oven at 200C for 10
minutes to cure the SOG.
The wafers then were placed into a diffusion furnace at 975C, which caused the
phosphorus to diffuse out of the glass into the silicon wafer. The amount of phosphorus
that diffuses into the silicon should be at the solid solubility limit for that temperature,
which is approximately 1x1
021 atoms/cm3 for phosphorus. The SUPREM-III simulation
(Appendix A1) predicts a concentration of 7x1
021 atoms/cm3
of phosphorus at the surface
using this method.
The second method employed the use of ion implantation. The backside of the
wafers were implanted with a dose of 5x1
015 ions/cm2
at an energy of 100 keV. After
implantation, they were annealed in a nitrogen atmosphere at 1000C for one hour to
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remove any damage and render the dopants electrically active. The SUPREM-III
simulation (Appendix A2) showed a dopant concentration of 1019 atoms/cm3 at the surface,
with a higher concentration just below the surface.
A five minute etch in buffered oxide etch (BOE) was then performed on all the
wafers to ensure that there was no oxide present on the wafer surface. This was then
followed by a standard RCA clean. After that, approximately 5000 A of a 1% silicon / 99%
aluminum alloy was sputtered onto the backs of the wafers, regardless of the backside
doping process. All of the wafers were then sintered at 450C for 30 minutes in a nitrogen
environment to complete the back ohmic contact process for the Schottky devices.
The wafers were then anodized in the cell described in section 3.1 at various
current densities and times to produce the porous layers. During all n-type wafer
anodizations, illumination of the anodization cell was conducted to produce the minority
carrier holes needed for the etching process to take place, as explained in section 1 .3.
A five minute rinse in deionized water followed all anodizations, followed by a drying by
compressed air.
To produce the Schottky diodes, semitransparent .33
cm2 dots of gold
approximately 100 - 300 A thick were sputtered onto the porous layer with the use of a
shadow mask. The devices were then tested with no further processing performed.
The shadow masks were created by simply drilling various diameter holes into
aluminum wafer dummies. These dummies have the exact shape as silicon wafers, and
can be easily affixed to the silicon wafers to selectively deposit the metals
in a pattern on
the porous layer. The area of all of the devices reported in Chapter 4 was .33 cm2.
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Process 3.1
Schottky Diode Fabrication
1. Obtain n-type wafers, resistivity 5-15 Q-cm
2. RCA clean
3. Create backside ohmic contact
Diffusion
A. Spin on P-854 SOG
a. Speed = 3000 rpm
b. Time = 20 sec
B. Cure in convection oven
a. Temp = 200C
b. Time = 10 min
C. Perform diffusion
a. Push in at 900C, N2
b. Ramp up to 975, N2
c. Hold for 10 min, N2
d. Pull at 975, N2
4. Etch off oxide in BOE
Ion Implantation
A. Perform implant
a. Species = P+
b. Energy = 100 keV
c. Dose = 5x1 015
B. Perform anneal
a. Push in at 900C, N2
b. Ramp up to 1000, N2
c. Hold for 60 min, N2
d. Pull at 1000, N2
5. RCA Clean
6. Sputter 1% silicon/99% aluminum onto wafer backs
A. Thickness = 5000 A
7. Sinter
A. Push in at 450C, N2
B. Hold for 30 min, N2
C. Pull at 450, N2
8. Anodize wafer front to form porous layer
A. Illumination needed for n-type wafers
8. Sputter gold dots onto porous layer using shadow mask
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3.3b Indium Tin Oxide / p-type Heterojunction Diode
Similar to the process to make Schottky diodes, a back ohmic contact must first
be formed on p-type wafers to minimize the series resistance of the devices. This was
also done by either diffusion or ion implantation. For diffusion, the spin-on glass B-150,
manufactured by Allied Signal, was spun onto the backs of the wafers at a speed of 3000
rpm for a time of 20 seconds. This produced a glass layer approximately 4500 A thick.
This glass was then cured in a convection oven for 10 min at 200C.
The diffusion process is then slightly different for boron than for phosphorus. At
very high concentrations of boron, a thin layer of boron-rich silicon will form. This layer
is undesirable and needs to be removed. However, it is very etch resistant. Therefore,
after holding the wafers at 1050C in a nitrogen atmosphere for 5 minutes, oxygen was
introduced for 5 minutes. An oxide layer then formed on the surface, consuming the
unwanted layer. After removal from the furnace, the oxide was then etched off in BOE.
The simulation for this process is shown in Appendix A3.
An energy of 100 keV was used to implant a dose of 1x1
015 ions/cm2 into the
backs of several wafers instead of using the diffusion process. The wafers were then
annealed at 1000C for 1 hour in a nitrogen ambient. The results from SUPREM-III for
this process are in Appendix A4.
After a BOE etch and an RCA clean, all the wafers then had approximately 5000
A of the silicon / aluminum alloy sputtered onto their backside. This step again was
followed by the 450C sinter process. The wafers could then be anodized.
Following anodization, dots of ITO were deposited onto the porous layers using
reactive sputtering in the presence of 02 using an InSn target through the employment of
the shadowmasks. After deposition, a 45 minute anneal on a hotplate at a temperature
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of 150 was performed to stabilize the ITO. The thickness of the ITO was approximately
2000 A, with the sheet resistance in the range of 40 - 70 !/?. The transparency was
approximately 80 - 90 % throughout the visible range. The devices were then tested.
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Process 3.2
ITO / p-type Heterojunction Diode Fabrication
1 . Obtain p-type wafers, resistivity 5-15 Q-cm
2. RCA clean
Create backside ohmic contact
Diffusion
A. Spin on B-150
a. Speed = 3000 rpm
b. Time = 20 sec
B. Cure in convection oven
a. Temp = 200C
b. Time = 10 min
C. Perform diffusion
a. Push in at 900C, N2
b. Ramp up to 1050, N2
c. Hold for 5 min, N2
d. Hold for 5 min, Wet 02
e. Ramp down to 1000, Wet 02
f. Pull at 1000, Wet 02
4. Etch off oxide in BOE
5. RCA Clean
6. Sputter 1% silicon/99% aluminum onto wafer backs
A. Thickness = 5000 A
7. Sinter
A. Push in at 450C, N2
B. Hold for 30 min, N2
C. Pull at 450, N2
8. Anodize wafer front to form porous layer
9. Sputter ITO dots onto porous layer using shadow mask
10. Anneal ITO on hotplate
A. Temp = 150C
B. Time = 45 min
Ion Implantation
A. Perform implant
a. Species = B+
b. Energy = 100 keV
c. Dose = 1x1 015
B. Perform anneal
a. Push in at 900C, N2
b. Ramp up to 1000, N2
c. Hold for 60 min, N2
d. Pull at 1000, N2
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3.3c pn Junction Diodes
These devices had a p-type layer approximately 2 u,m deep formed on an n-type
substrate. To achieve this both diffusion and implantation were used to produce the
desired junctions. Again, a backside ohmic contact was first made on the n-type wafers.
Prior to backside aluminum deposition, however, the front side doping was performed, as
the aluminum would not withstand the high temperature processing. It should be noted
here that implantation and diffusion processes were not mixed. If implantation was used
to make the back contact, it was also used to create the frontside junction. The
SUPREM-III simulations for diffusion and implantation are given in Appendix A5 A8,
respectively. The junction predicted for the diffusion process after drive-in was 1.96 urn,
while for implantation a junction of 1.93 pm was predicted after the anneal.
Once the dopings were complete, aluminum was deposited onto the wafer backs
and sintered. The wafers were then anodized to produce the porous layer. Gold dots
were then sputtered onto the porous layers through the shadow masks and the devices
were tested.
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Process 3.3
pn Junction Diode Fabrication
1. Obtain n-type wafers, resistivity 5-15 Q-cm
2. RCA clean
3. Create backside ohmic contact
Diffusion
A. Spin on P-854
a. Speed = 3000 rpm
b. Time = 20 sec
B. Cure in convection oven
a. Temp = 200C
b. Time = 10 min
C. Perform diffusion
a. Push in at 900C, N2
b. Ramp up to 975, N2
c. Hold for 10 min, N2
d. Pull at 975, N2
D. Etch off oxide in BOE
E. RCA Clean
4. Create frontside p-type layer
Diffusion
A. Spin on B-150
a. Speed = 3000 rpm
b. Time = 20 sec
B. Cure in convection oven
a. Temp = 200C
b. Time = 10 min
C. Perform diffusion predeposition
a. Push in at 900C, N2
b. Ramp up to 1050, N2
Ion Implantation
A. Perform implant
a. Species = P+
b. Energy = 100 keV
c. Dose = 5x1 015
Ion Implantation
A. Perform implant
a. Species = B+
b. Energy = 150 keV
c. Dose = 5x1 015
B. Perform anneal
a. Push in at 900C, N2
b. Ramp up to 1000, N2
c. Hold for 60 min, N2
d. Pull at 1000, N2
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c. Hold for 5 min, N2
d. Hold for 5 min, Wet 02
e. Ramp down to 1000, Wet 02
f. Pull at 1000, Wet 02
D. Etch off oxide in BOE
E. Perform drive-in
a. Push in at 900C, N2
b. Ramp up to 1050, N2
c. Hold for 135 min, N2
d. Ramp down to 1000, N2
e. Pull at 1000, N2
5. Etch off oxide in BOE
6. RCA Clean
7. Sputter 1% silicon/99% aluminum onto wafer backs
A. Thickness = 5000 A
8. Sinter
A. Push in at 450C, N2
B. Hold for 30 min, N2
C. Pull at 450, N2
9. Anodize wafer front to form porous layer
A. Illumination needed for n-type wafers
10. Sputter gold dots onto top layer using shadow mask
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Chapter 4: Results and Discussion
Difficulties with the anodization process are discussed. The results from the
characterization of the light emitting diodes made from porous silicon are presented here
and discussed in relation to each other and similar diodes made on polished crystalline
silicon.
4.1 Anodization
Before one can produce efficient LED's from porous silicon, it is crucial that a
system capable of obtaining homogeneous porous layers exist. Such a system was built
at RIT and was shown in Figure 3.1. Excellent layers of homogeneous porous silicon
were produced on numerous n-type samples under varying etch conditions, as long as
light assistance was provided.
There were also some shortcomings, as well. The ability to produce homogeneous
p-type samples was very sporadic. It should be noted here that a successful anodization
was achieved on a wafer that had a back ohmic contact using a current density of 10
mA/cm2 for 20 minutes with no light assistance in a 1:1 HF:ethanol mixture. All wafers
without ohmic contacts formed porous layers, but usually without homogeneity.
The processing required to produce the back ohmic contact seemed to alter the
surface of the p-type wafers so that the anodization process would produce a thin skin of
porous silicon that had a polished reflective appearance. During the anodization process,
hydrogen is formed as a product. Occasionally, hydrogen bubbles would become trapped
under this skin. When the bubble increased in size, it would rupture the skin revealing
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luminescent porous silicon underneath. Peeling could be increased by increasing the
current density. Rinsing with a high pressure stream ofwater would sometimes peel more
of this top layer off. This layer also formed on top of the n-type wafers that had a p-type
layer formed by diffusion. The implanted wafers did not seem to have this problem to
such a large extent.
The fact that luminescent porous silicon is present underneath this layer indicates
that the layer must be semiporous so that the HF can etch below it. However, it is not so
porous that hydrogen can always escape. The fact that porous silicon is underneath it
also lends to its poor adhesive properties as it was only held on by the silicon columns.
While enough porous p-type samples were produced to study the ITO
heterojunctions, this problem needs to be investigated further and will be discussed in
Chapter 7.
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4.2 Schottky Diodes
Porous Schottky diodes were made according to Process 3.1 given earlier. The
same type of device was also made on polished silicon wafers, usually on the same wafer
as the porous device. The l-V characteristics for the polished silicon device are given in
Figure 4.1 with the Log l-V characteristics shown in Figure 4.2. From these two plots and
the techniques explained in section 2.4, an n value of 3.6 and an Rs of 24 n was found.
A desirable value for n would be in between 1 and 2. Therefore a value of 3.6
indicates that these diodes are straying from ideality. One reason for this may be that the
sputtering system used to deposit gold is not of the highest quality. The base pressure
that the system reaches is only approximately 50 mTorr. The sputtering is carried out at
100 mTorr in an Argon plasma. The system is normally used to deposit gold onto
scanning electron microscope samples, which do not require a high quality film. For
devices, a higher quality film should be used.
Another factor may be that there is no cleaning process prior to gold deposition
due to the aluminum layer on the back of the wafer. While a surface native oxide is
unavoidable, any contaminants from the last processing step will still be present.
A minimum value for Rs can be predicted by Equation 4.1
r = &k (4-1)
smin A
where p is the bulk resistivity of the wafer, L is the device
length and A is the device area.
With a device area of .33 cm and a standard wafer thickness of 600 urn, a minimum Rs
value of 1 Cl is obtained. Any increase will be from contact resistance or the increased
resistivity of the porous layer.
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Figure 4.1
I vs. V of Polished Silicon Schottky Diode
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Figure 4.2
Log I vs. V of Polished Silicon Schottky Diode
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The l-V results for a porous Schottky device are given in Figures 4.3 and 4.4. The
porous layer was formed by white light assisted anodization using a current density of 10
mA/cm2 for 20 minutes in a 1 :1 HF:methanol mixture. From these plots an n value of 9.4
and an Rs of 61 Q. was obtained, with both numbers showing an increase over the
polished silicon devices, as expected.
The poor contact that the metal makes to the porous layer is probably quite
responsible for increases in both values. An increase in the FL, value can also be arrived
upon by considering the fact that the resistivity of the porous layer is probably at least
1000 times larger than that of the bulk wafer. A calculation using Equation 4.1 for a
porous layer that is 10 nm thick with a resistivity of 5000 il-cm gives an Rs value of 15 Q
for the porous layer alone! A factor of 4, i.e. if the resistivity were 20000 2-cm, would
raise the calculated Rs value to 60 Q, which is basically what the measured value was.
To verify if the n and Rs values were correct for the porous device, a SPICE
simulation using these values for a diode and a very high saturation current (ls) of 1x1
0"2
A was done. The SPICE results are shown in Figure 4.6, which also compares the results
with the actual results. It can be seen that while there is a close relationship, it clearly is
not identical. A higher n value would shift the simulation closer to the actual values. The
SPICE model used is probably in need of improvements as well and will be discussed
further in Chapter 7.
The PL spectra is displayed in Figure 4.7 while the EL is shown in Figure 4.8. No
light produced by these devices could be detected by the human eye as the intensities
were too low. The EL intensity is amplified by 100. The EL peak is shifted towards the
red approximately 75 nm from the PL peak of 700
nm. This may be indicative of different
processes being responsible for the EL and the PL. The Full Width
Half Max (FWHM)
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values for the spectrums are also quite different, as the EL shows a very wide spectrum
four times as wide as the PL spectrum. The large range of photons emitted during EL
may be caused by an inhomogeneity of the device porous area which is .33 cm2. The
area of the porous region measured during PL studies is only 20 u.m2 which is 165 times
smaller than the device area. It is not inconceivable that this size area would be more
homogeneous and yield a tighter spectrum.
Another reason may be that recombination is occurring in different locations in the
silicon columns. The injected carriers begin to recombine immediately upon entering the
porous layer where the columns are thin. This will result in shorterwavelength light being
emitted. All of the carriers will not immediately recombine, however, and will travel deeper
into the porous layer. The column diameters will undoubtedly increase deeper into the
layer. Therefore, as recombination occurs deeper in the porous layer, the wavelength of
light emitted will increase. The region in which recombination occurs for carriers
generated by the laser used for the PL studies may be thinner than the regions in which
EL recombination occurs, yielding the different spectrum widths.
The shift in the peakwavelength may be a result of surface depassivation that may
have occurred during the metal deposition plasma process. The formation of carrier traps
or surface states caused by the depassivation would result in a decrease of the emission
energy, yielding a longer wavelength photon.
By comparing the maximum intensities of the two spectra, an EL efficiency of
9x1 0"5 was arrived upon by using the technique described in section 2.4. This is in
agreement with published values for the same type of device, which are
10"7 to 10"5.1
There are only a few possible areas for improvement on this device. One of the
largest problems is that the metal layer is so thin. A good contact with such a thin layer
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is difficult. This will always give rise to a high Rs value. The metal may not even be
continuous across the area of the device. The thickness is limited, however, because of
gold's low visible wavelength transmission characteristics. An alternative contact should
be investigated.
The Schottky diode also requires a large barrier height to operate with a rectifying
behavior. As crystalline silicon becomes porous, the doping levels in the columns
decreases and the material approaches intrinsic doping levels. This results in a lowering
of the Schottky barrier height, as well as an increase in the Rs value. A porous silicon
doping procedure after anodization may give rise to an increase in the barrier height.
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Figure 4.3
I vs. V of Porous Silicon Schottky Diode
N14622N1.XLA Chart 1
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Figure 4.4
Log I vs. V of Porous Silicon Schottky Diode
N14622N1.XLS Chart 3
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4.3 ITO / p-type Heterojunction Diodes
Following Process 3.2, light emitting heterojunction diodes employing n-type ITO
on top of p-type porous silicon were created and tested. The anodization used to produce
the porous layer on the p-type wafer presented was for 20 minutes at 10 mA/cm2 in a 1 :1
HF:ethanol mixture with no light assistance. Devices were also created on the same
wafer that employed polished crystalline silicon instead of porous silicon. The l-V
characteristics of the ITO / polished silicon device are given in Figures 4.9 and 4.10 while
the ITO / porous silicon device characteristic curves are given in Figures 4.12 and 4.13.
A value for n of 3.1 was obtained for the polished silicon device. That number
increased to 12.3 for the porous silicon device. Namavar etal. report an n value of 10 for
the same porous device.2 The reason that they report for this high n value is that a
charge builds up in the porous silicon / native oxide interface at interface states in order
to match the Fermi levels between the ITO and the porous silicon. A voltage drop will
then occur over the oxide when the device is forward biased, yielding a higher n value
than expected. The density of the surface states, D^, can be calculated by equation 4.2:
n = 1 + - + (4-2)
where 8 is the porous silicon column diameter, e, and es are the dielectric constants for the
insulating oxide and semiconductor regions, respectively, and w is the width of the
semiconductor space charge region. Maruska et al. report a Dss value of approximately
2.0 x 1013
cm"2eV"1 for this interface.3
A reduction in the interphase states prior to ITO deposition should lead to an
improved value for n. One way of accomplishing this may be to use chemical vapor
deposition (CVD) to deposit ITO as opposed to sputtering which would not subject the
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porous silicon to a plasma. A pre-deposition cleaning process should also be
investigated.
The polished silicon device Rs value was found to be 51 Q (Figure 4.11) and
increased to 280 Q. for the porous device (Figure 4.14). The straight line portion in
forward bias of Figure 4.12 indicates that this value may be slightly higher, however. A
SPICE simulation of the porous diode that used the extracted values given here also
indicate that a higher Rs value is needed. The simulation is shown in Figure 4.15 along
with the actual characteristic curve for the device.
The PL spectrum of the porous layer, shown in Figure 4.16, shows a peak at
approximately 660 nm. This is also the peak wavelength for the EL spectrum given in
Figure 4.18. An interesting point to note here is that the peak wavelength of the PL
spectrum emitted from porous silicon covered by ITO, shown in Figure 4.17, is virtually
the same as that shown in Figure 4.16, which does not have ITO on top. The intensities
are also only slightly less with ITO coverage than without. This indicates that the ITO
deposition process does not alter the PL characteristics very much. It also indicates that
the EL spectrum may be very similar, as it is. Again, as with the Schottky diodes, the
spectral range for the EL is quite large in relation to the PL. This is probably due to the
homogeneity or lack there of over the sampling area sizes as explained for the Schottky
diodes earlier.
The EL efficiency of the ITO / porous silicon devices was calculated to be 3x1 0"7,
again similar to published
reports.4 Original EL tests produced a weak red light that was
visible to the dark adapted eye but was short lived and not recoverable. The stress
produced from the difference in the lattice constants of the two materials may be a reason
for the low efficiency as the stress may produce nonluminescent centers.
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An improvement on this device may be to improve the porous surface passivation
prior to ITO deposition, as described earlier. Alternative materials that have a lattice
constant closer to silicon should also be investigated. An increase in the carrier
concentration of the porous layer prior to ITO deposition should also lower the Rs of the
device.
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Figure 4.9
I vs. V of ITO / Polished Silicon Diode
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Figure 4.10
Log I vs. V of ITO / Polished Silicon Diode
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Calculation of Rs for ITO / Polished SI Diode
...,.-^.
i
10
CO
_>
/
>
>
n /
Slope -. Z\Si -Rs
?J
_J
ID
a
y
/
i
a
y
i
0.00 0 01 0 02 0 03 0
I
04 0
(Pimp
05 0.
jeres
06 0
)
07 0.08 0.09 0.
Figure 4.12
I vs. V of ITO / Porous Silicon Diode
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Log I vs. V of ITO / Porous Silicon Diode
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Calculation of Rs for ITO Heterojunction Diode
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Figure 4.15
SPICE Simulation for Porous Hetero junction Diode
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PL of Bare Porous Silicon for ITO Devices
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Figure 4.17
PL of Porous Silicon through ITO layer
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Figure 4.18
EL of ITO / Porous Silicon Diode
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4.4 pn Junction Diodes
Process 3.3 was used to produce the light emitting diodes with the pn junction in
the porous layer. The anodization was for 20 minutes at 10 mA/cm2 with white light
assistance in a 1:1 HF:ethanol mixture. The l-V characteristics for the devices produced
with polished silicon are displayed in Figures 4.19 and 4.20, while Figures 4.21 and 4.22
are for the porous devices. The n value for the polished device was found to be 7.0 while
the Rs value was found to be 102 ft from the straight line portion of Figure 4.19. It also
appears that the device does not begin to turn on until approximately 1 1 .5 volts.
Upon investigation of this device, one may find a reason for these characteristics.
The deposition of gold on top of the p-type layer is actually forming a weak Schottky
barrier. When a voltage is applied so that the pn junction is forward biased, this Schottky
barrier is actually reverse biased. This barrier will therefore hamper the forward biased
pn junction and lead to high Rs and n values.
The porous device has an n value of 17.6 but shows a very low Rs value of only
6 ft (Figure 4.23). Analysis of the straight line portion in the forward bias of Figure 4.21
yields a value of only 1 2 ft. From the previous calculations of the minimum Rs values that
would be present, and the previous devices investigated, it would appear that 6 ft is
impossibly low. A SPICE simulation was done using these numbers, however, with the
results being incredibly close to the actual results. These findings are shown in Figure
4.24.
One must again consider the design of the device to comprehend how this might
happen. The gold layer was placed on top of a p-type mesoporous layer. While this
porous layer is not porous enough to be luminescent, it may be porous enough so that the
doping concentrations are lowered considerably. This would in effect lower the barrier
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height at the gold / porous silicon contact. In addition to this, the p-type layer may not be
porous enough so that contact resistance is as large a problem as in the other devices.
Investigation of the luminescence plots given in Figures 4.25 (PL) and 4.26 (EL)
show that the EL peak is shifted approximately 80 nm towards the red. It should be noted
here that the luminescent layer is the n-type layer underneath the p-type region. To
measure the PL, the p-type layer had to be removed. This occurred during anodization
in a region due to the hydrogen bubble problem explained in section 3.1b. The
anodization continued for several minutes after the layer peeled off, however. Therefore,
the n-type region used for PL measurements saw anodization conditions that the regions
under the p-type layer did not. This reasoning explains the shift in peak wavelengths.
Again, the widths of the spectra are different as well. As explained before, the
difference in areas of inspection is probably the reason for this.
These devices are reported to have an EL efficiency in the
10"4 range.5 The
efficiency calculated for these devices from the spectra was 3x1 0"6, a decrease of 2 orders
of magnitude. Possible ways of improving upon this design might be to use a metal
contact that would make an ohmic contact to the p-type layer. Also, a thinner p-type layer
would allow more light generated in the underlying n-type porous layer to escape. An
etching process optimized to produce a thin luminescent n-type layer would also lower Rs
values.
The results of all the devices studied are summarized in Table 4.1.
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Figure 4.19
I vs. V of Polished Silicon pn Junction Diode
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I vs. V of Porous Silicon pn Junction Diode
P11086.XLAChart2 (o- a-7-^-3
l-V of p-n Junction
<
E
100.00 j
90.00 --
80.00
70.00 --
60.00
50.00
40.00
30.00 --
20.00 -
10.00 --
+ -fcSfc-
-10.00 -8.00 -6.00 -4.00 -2.00.10.00^0
V(Volt)
2.00 4.00 6.00
Figure 4.22
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EL of Porous Silicon pn Junction Diode
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Table 4.1 : Device Characteristics
Device n
(Q)
PL
Peak
(nm)
PL
FWHM
(nm)
EL
Peak
(nm)
EL
FWHM
(nm)
EL
Effic.
Au/
Polished
Silicon
3.6 24 NA NA NA NA NA
Au/
Porous
Silicon
9.4 61 700 100 775 400 9x10"5
ITO/
Polished
Silicon
3.1 51 NA NA NA NA NA
ITO/
Porous
Silicon
12.3 280 660 150 650 400 3x10"7
Au/
Polished
p/n
7.0 102 NA NA NA NA NA
Au/
Porous
p/n
17.6 6 640 150 725 350 3x1 0"6
95
Chapter 4 References
1. P. Steiner, F. Kozlowski, H. Sandmeier, W. Lang, MRS Symp. Proc. Vol. 283, p.
343, (1993).
2. F. Namavar, H.P. Maruska, N. Kalkhoran, Appl. Phys. Lett. 60, 2514 (1992).
3. H.P. Maruska, F. Namavar, N.M. Kalkahom, MRS Symp. Proc. Vol. 283, p. 383
(1993).
4. P. Steiner, F. Kozlowski, H. Sandmeier, W. Lang, MRS Symp. Proc. Vol. 283, p.
343, (1993).
5. ibid.
96
Chapter 5: Microelectronic Processing
Effects on Porous Silicon
The potential compatibility of porous silicon devices with crystalline silicon devices
could lead to a new generation of optoelectronic integrated circuits manufactured with
standard silicon integrated circuit processing techniques. The effects of thermal oxidation,
ion implantation and reactive ion etching (RIE) on the light emitting properties of porous
silicon will be presented here.
5.1 Thermal Oxidation
Silicon dioxide (Si02) is commonly used in integrated circuits as an electrical
insulator to separate device components or as a mask against ion implantation or diffusion
during standard silicon processing used to manufacture integrated circuits. Therefore it
is probable that porous silicon may be exposed to the oxide formation process at some
time. Si02 is normally
"grown"
onto a silicon surface in a heated oxidizing environment
by one of the following reactions:
Si (solid) + 02 {vapor) = SiOz {solid) (5.1)
Si (solid) +H20 (vapor) =* Si02 (solid) + 2H2 (5.2)
Equation 5.1 is commonly called the dry oxidation process, and is a slower process than
that given in equation 5.2, referred to as the wet oxidation
process.1
The oxidation process occurs at the Si / Si02 interface and has a 44% silicon
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consumption rate. Therefore, if 10000 A of Si02 were grown, 4400 A of silicon would
have been consumed. Since silicon is consumed, it is obvious then that this process
could result in the reduction of the column diameters in porous silicon which would lead
to a wider bandgap, if the porous silicon could withstand the high temperature treatment.
An n-type (100) porous silicon sample that had been anodized for 40 minutes at
a current density of 6 mA/cm2 in a 50%HF:CH3OH = 1:1 solution was broken into several
pieces and oxidized using the wet process for 2 minutes at several different temperatures
ranging from 400C to 1000C. The luminescent properties of the porous silicon samples
were then studied.2
The peak position of the PL is plotted versus the oxidation temperature below in
Figure 5.1 The results are in agreement with the theory that the columns would undergo
a thinning which would result in an increase of the bandgap energy. It should be noted,
however, that this increase does not occur until a temperature close to 800C is reached.
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Figure 5.1 : PL peak position as a function of oxidation temperature
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The PL intensity also recovers at this temperature after having decreased by two orders
of magnitude at 400C, as shown in Figure 5.2.
The reason that the PL decreases initially is because of the desorption of hydrogen
from the surface of the porous silicon, giving rise to dangling bonds which inhibit
luminescence. It is not until a quality oxide begins to form at the higher temperatures that
the PL recovers, due to the repassivation of the surface. The production of the dangling
bonds also accounts for the slight decrease in the peak position of the PL at the low
temperatures.
5.2 Ion Implantation
The dopant concentration of a material may be altered by the introduction of ions
into the material through a technique called ion implantation. This technique is commonly
used in integrated circuit processing. Ion implantation employs the use of an electric field
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to accelerate ions which are aimed at the material. The ions are given enough energy so
that they are able to travel to a certain depth into the material after impinging on the
surface. As the ions travel through the material, collisions with atoms in the crystal lattice
of the material are occurring, causing the ions to lose energy while also introducing
damage to the crystal lattice. The amount of damage that is introduced may be enough
to make the material amorphous. Most of the damage, however, can usually be annealed
out in a high temperature process. This high temperature anneal is also required to
electrically activate the implanted ions, thereby changing the materials electrical
properties.
There are several reasons why the effects of implantation on porous silicon should
be studied. The question of whether implantation can be used to alter the electrical
properties of the porous layer without altering the luminescent properties needs to be
answered. How the amount of damage introduced by implantation affects the luminescent
properties could also help in understanding the luminescent mechanisms occurring in
porous silicon. Another important question is how the porous silicon will behave after the
high temperature anneal.
To answer these questions, n-type (100) silicon wafers were anodized in the same
manner as in section 5.1 for the oxidation experiments. The thickness of the porous layer
was approximately 80 nm. Ion implants of silicon, boron, and phosphorus were conducted
at energies of 150, 75, and 170 keV, respectively, with doses varying from 1x1
012 to
1x1015 ions/cm2. The energies used were chosen because of the closeness in the
resultant implantation depth and amount of damage introduced. The species were chosen
because silicon would not alter the type and only introduce damage, while boron would
be a p-type implant and phosphorus would make the layer more n-type.
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Figure 5.3: PL intensity after different types of ion implantation and doses
The PL was then measured on each sample and compared to the PL that was
measured prior to implantation. This was also compared to an unimplanted reference
sample. It was found that all the implants resulted in a red shift in the PL of about 40
meV. The intensity of the PL was affected by the implant dose, as shown in Figure 5.3,
which also shows results from neon implants as well. For the silicon implants, all doses
resulted in a decrease of the PL, with the PL completely quenched at a dose of
1x1014
ions/cm2
and higher. The boron and phosphorus implants showed a slight increase in the
PL at low doses, while the higher doses showed a large
decrease.3
The time dependent photoluminescence (TDPL) was also measured after
implantation by exciting the porous silicon with a 7 ns pulse width from a Nd:YAG laser.
The TDPL results are shown in Figure 5.4. The decay time of the unimplanted porous
silicon was approximately 3 n-s. The boron and phosphorus low dose implants increased
the decay time, while all of the higher doses left it virtually unchanged.
The effect that dose has on the PL decay time and intensity can be explained by
the formation of nonradiative centers in the bandgap. The PL decay time is dominated
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Figure 5.4: Time dependent photoluminescence results
by nonradiative processes. A decrease in the decay time would indicate an increase in
the number of nonradiative centers, while an increase in the decay time would indicate a
decrease in nonradiative centers. This increase in decay time would also yield a higher
PL intensity, as was the case.
Annealing was done in a nitrogen atmosphere at 850C for 30 minutes. Standard
anneals are usually done at slightly higher temperatures. The result was that a decrease
in the PL intensity occurred for samples that were implanted with dopants. For the silicon
implanted samples, however, a partial recovery of the PL was found.
Two processes that effect the PL characteristics are competing when annealing
is taking place: (1 ) the removal of damage introduced by the implantations, decreasing the
amount of nonradiative centers (2) the desorption of hydrogen from the surface, increasing
the amount of nonradiative centers. For the silicon implanted sample, the removal of the
damage must have had a larger effect on the PL than the desorption of the hydrogen from
the surface. Also, a small amount of oxidation may have occurred during the anneal
which would also passify the surface as explained earlier in section 5.1 above. This may
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have occurred during the entrance and exit from the annealing furnace.
The PL from the dopant implanted samples was effected more by the desorption
of the hydrogen. The boron implanted sample underwent a larger decrease in the PL
intensity than the phosphorus implanted sample did after the anneal as shown in Figure
5.5.
This can be explained by considering the electric field that is generated by the
dopant distribution within the columns. For the phosphorus implant, the phosphorus
concentration will decrease from the outside of the column to the center, creating an
electric field directed towards the center of the column. The boron implant will result in
a field which is directed away from the center of the column. These conditions are shown
in Figures 5.6a and 5.6b, respectively.
When electron-hole pairs are generated by excitation for the PL studies, the
electric fields present in the columns will direct where the minority carriers go. For the
phosphorus implanted sample, the holes generated in the n+ region will be directed
towards the bulk and away from non-radiative traps. The boron implanted sample has an
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porous silicon column (arrow
indicates direction ofelectric field)
b) Boron implant into n-type
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Figure 5.6
electric field that will direct the holes towards the surface, where non-radiative traps are
plentiful. The energy band diagrams are shown in Figures 5.6c and 5.6d.
The ion implantation results indicate that implantation can be conducted on porous
silicon, however not without affecting the luminescent properties of the layer. The effects
of the implant species, dose, and anneal need further study before utilizing implantation
techniques for device fabrication.
5.3 Reactive Ion Etching
A dry etching technique known as reactive ion etching (RIE) is widely used in the
semiconductor industry as it has many advantages over wet etching techniques. This
etching technique employs both the physical processes of etching through ion
bombardment and the chemical processes of etching with reactive species. Which type
of process dominates is usually controlled by the pressure in the etching chamber. Lower
pressures will allow the physical etching to dominate as the ions will be able to collide with
the material surface at a high velocity, while a higher pressure will allow the chemical
processes to dominate. Usually the fastest etching rates occur at a pressure which
optimizes both processes simultaneously.
The dissociation of silicon hexafluoride (SF6) in a plasma produces fluorine atoms
which act to etch silicon by the proposed mechanism shown in Figure
5.7.4 The etching
of porous silicon using this technique needs to be evaluated for two reasons: (1) Device
fabrication may require porous silicon be exposed to RIE processes (2) The additional
etching of porous silicon may reduce the column dimensions more than the original
anodization could, causing a blue shift in the luminescence energy.
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Figure 5.7: Reactive ion etching of silicon
To do this porous silicon samples prepared in the same manner as those in
section 5.1 were exposed for various time periods to an RIE chamber at room temperature
with 30 standard cubic centimeters per minute (seem) SF6 and 3 seem 02 flowing through
it. The forward power was 75 W. The etching was also performed at pressures of 13
mTorr (physical process dominating), 75 mTorr or 500 mTorr (chemical process
dominating).
The etch rate of crystalline silicon at 75 mTorr is approximately 1000 A/min. It
would be expected that the vertical etch rate of porous silicon would be approximately the
same or higher because of its loose structure. However, the diameter of the columns are
also being etched at the same time. It is unknown what this etching rate is. One can
predict, though, that a bandgap widening would occur according to quantum confinement
theory because of this diameter reduction, resulting in a blueshift in the PL.
The shift in the peak PL energies for all of the samples are presented in Figure 5.8
here.5 All of the etching conditions resulted in blue shifts in the PL Using quantum
106
n*5-
.
yju.
75
C
e
^X^A*.
*3 mTorr
Ar 500 mTorr
03
nnlU.U1
() 30 60 90.
Time (sec)
120
Figure 5.8: PL peak energy shift after several etching times
confinement theories, the only explanations for this effect are that either the columns are
being thinned or that the surface passivation is being improved.
The PL intensity versus etching time is plotted for the three pressures in Figure
5.9. Since the intensity is decreasing for all etching times and pressures, it can be
decided that the blueshift in Figure 5.8 is a result of column thinning and not surface
passivation. This decision is cemented by the fact that the PL results shown in Figure 5.9
were obtained 2 days after RIE treatments. Immediately after the etchings the PL
intensities were very low. Only after exposure to laboratory air for a time period did the
PL recover due to repassivation of the surface.
While there is a blueshift in the PL due to column thinning, reactive ion etching
also results in a decrease in PL intensity because of damage introduced to the columns.
This damage will cause nonradiative traps to form. From Figure 5.9, it can be seen that
at the low pressures, where the physical etching process dominates, the PL intensity
drops off much faster.
At the higher pressure, the lack of a blue shift and slower PL intensity decrease
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for longer etch times can be attributed to a slower etch rate. The rate is probably limited
by the lack of the product removal from the surface. At medium pressures, product
removal is assisted by ion bombardment. The higher pressures don't allow this, however.
Porous silicon was shown to be able to withstand the effects of the reactive ion
etching process used to etch silicon. This etching process has the potential to be used
for the
"tuning"
of the PL as blueshifts were apparent after etching, with the 75 mTorr
pressure showing the largest shift.
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Chapter 6: The Selective Formation of
Porous Silicon
The ability to obtain patterned areas of luminescent porous silicon with dimensions
on the micron level is necessary if porous silicon is to be integrated with crystalline silicon
devices for optoelectronic applications. A process capable of producing 5 nm wide lines
of porous silicon is presented here.
6.1 Process Needs
Porous silicon usually does not totally retain its luminescent properties when
subjected to any type of processing. In some cases the luminescence is completely
quenched and may not recover.
For this reason, obtaining patterns of luminescent porous silicon after the entire
wafer has been anodized appears to be a difficult task. This would require some sort of
masking layer be put down to protect the desired areas of porous silicon while the other
areas are subjected to some sort of process that would remove the luminescent
properties. However, after that was complete the protective mask would have to be
removed, which may affect the
"protected"
porous area. In addition to these
shortcomings, this technique would not be very attractive as there would not be any
crystalline material available in close proximity to the porous layers due to the fact that the
anodization process destroys the polished surface of a silicon wafer. Also, the removal
of a porous layer would not yield a device quality layer of crystalline silicon underneath.
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A process to obtain patterns of porous silicon should therefore be designed to
protect certain areas of the polished wafer surface from the anodization process, only
exposing the areas where porous silicon is desired. To do this on the micron level would
probably require that standard microlithography techniques be utilized which employ the
use of photoresists.
Photoresist is not very resistant to the hydrofluoric acid, however, and would not
be able to stand the prolonged periods of time that are required to produce porous silicon.
A more resilient material should be used for the masking layer.
Silicon nitride (Si3N4) has four attractive properties that are worthy of it being
considered as a masking material against the anodization process: (1) It is very resistant
to HF, with an etch rate of only 5-10 A/min (2) It has very good insulating properties, with
a resistivity of approximately
1x1014 ft-cm1 (3) It is easily deposited by Low Pressure
Chemical Vapor Deposition (LPCVD) (4) It can be easily patterned by etching in an RIE
chamber. These properties are all very important. Its resilience to HF makes it an
excellent masking material, but the fact that it can be easily patterned makes it ideal.
Because it is a good insulator, its resistive nature will not allow current to pass through
it, which will not allow porous silicon formation underneath it either.
6.2 The Trilayer Process
A process was developed that would utilize the masking properties of Si3N4. A
unique patterning technique called the trilayer process which utilizes a thick, crosslinked
photoresist, an SOG layer, and an imaging photoresist was employed to obtain the
desired pattern on the Si3N4. The complete process is given in Process 6.1.
The trilayer process was chosen because it was thought that the thick resist that
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would remain above the protective Si3N4 mask after patterning would give an additional
protective layer to the silicon. Also, the pattern was chosen so that the protective
properties of only the thick resist as well as the thick resist covering the Si3N4 could be
studied.
The first patterning was of the Si3N4 layer with standard techniques. Lines that
were 15 |im wide and 45 ^m apart were etched through the layer in the RIE, as shown
in step 2 of Process 6.1 . A thick resist was then coated on top and crosslinked, followed
by a capping resist, an SOG layer and an imaging resist (steps 3, 4).
The pattern that was then chosen was of 5 |im wide lines that were separated by
15 urn. This was aligned over the first pattern so that a 5 |a.m wide line would be centered
over a 15 \im wide line in the Si3N4 layer. Steps 5-7 show the transfer of this pattern
through the spun on layers. This line would then have areas on either side of it that would
only be protected by the thick resist. 5 n.m wide lines were also etched through areas of
Si3N4 that were not patterned before (step 8).
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Trilayer Process for Selective
Porous Silicon Formation
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6.3 Photoluminescence Results
After the patterning was complete, the wafers were anodized in an HF:CH3OH 1 :1
solution for various times and current densities. Itwas found that after only a few minutes
of etching the thick resist began to peel off of the wafer. This was not a disappointment,
however, as it was expected.
After anodization was complete, the wafers were examined with an objective lens
microscope. From this it was apparent that porous silicon had formed in the desired
regions but also in the regions that were protected by the thick resist. The regions that
had been protected by thick resist and Si3N4, however, appeared colorful. This was
indicative that, although the resist had peeled off, Si3N4 remained as constructive
interference was occurring by light reflecting through the Si3N4 to produce colors. This
was also indicative that device quality crystalline silicon had survived the anodization
process, completely protected under the Si3N4 layer.
Before any further processing was done to remove the Si3N4 layer, the PL was
measured at various points on the pattern. The results are shown below in Figure 6.1.
The points of measurement are indicated on the last figure in Process 6.1. The points
with the highest PL intensity (1600 1900 a.u.) were areas where porous silicon was
supposed to form. The width of these lines had grown from 5 to about 7 nm, however,
as lateral formation of porous silicon underneath the Si3N4 layer had occurred. Areas
protected by Si3N4 and resist yielded an intensity of 300 a.u., which is believed to be just
noise in the system. Those areas therefore had no PL. The points that have an intensity
near 700 a.u. were the points that had seen etching after the resist had peeled off.
After the PL measurements were made, attempts to remove the Si3N4 were done.
One sample was put into an RIE chamber for 30 seconds, after which all the Si3N4 was
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Figure 6.1 : The spatial PL intensity (points of measurement are indicated in step B of Process
6.1)
etched away. It was then apparent that there was polished silicon left next to areas of
porous silicon. A study of the PL showed that it had been completely quenched, however.
Another sample was placed in HF to etch the Si3N4, as this should not affect the PL
characteristics much. After several hours the Si3N4 had not changed significantly,
although the PL also remained.
It was shown through the use of an Si3N4 masking layer that patterns of porous
silicon can be selectively formed while leaving adjacent areas of polished silicon protected.
A masking layer of crosslinked photoresist was also found to be inadequate as it peeled
off. A lateral etching underneath the Si3N4 masking layer was found to be approximately
1-2 u,m, causing a 5 u.m wide line to become 7-8 nm wide.
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Chapter 7: Conclusions and Future
Studies
The results are summarized. Areas needing further study are discussed.
7.1 Anodization
A process capable of producing luminescent homogeneous layers of porous silicon
on n-type wafers has been realized and outlined.
The problem discussed earlier concerning the nonluminescent skin producedwhen
etching p-type samples needs to be overcome. It was already stated that virgin wafers
yield luminescent porous samples while wafers that have undergone processing to
produce a backside ohmic contact as well as aluminum deposition usually do not.
Anodizations should be carried out after each processing step used to produce the ohmic
contacts. Finding the step which is altering the surface will then aid in understanding why
the layer is forming and how to avoid it.
7.2 Devices
Light emitting Schottky diodes consisting of a gold layer on an n-type porous layer
were fabricated and found to have an electroluminescent efficiency of 9x1 0"5.
Heterojunction diodes formed by the deposition of an n-type ITO layer on a p-type porous
layer yielded an EL efficiency of 3x1 07. A porous pn junction diode only gave an EL
efficiency of 3x1 0"6, 100 times less than the published reports.
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Improvements on the devices can be summarized by the following:
(1) Increase the quantum efficiency by:1
(a) Lowering Rs values
(b) Lowering interfacial states, thereby lowering n values
(c) improving contacts
(2) Increase stability
(3) Obtain shorter time constants
All of the porous diodes had ideality factors (n) close to 10 or higher, which is
indicative of large deviations from ideal diode operation and also processing problems.
A large cause of this is interfacial problems with the contact materials. Ways of improving
this interface are of utmost importance. Predeposition cleans should be investigated.
Chemical vapor deposition, which would not introduce damage to the surface as a
sputtering plasma may, could be used to deposit ITO.
Series resistance could be reduced by producing lateral devices instead of
employing the whole bulk, as was done here.
The SPICE simulations were done by using the default diode model and changing
the n and Rs values. Improved models employing diodes as well as external resistors in
series or parallel should be investigated. For devices such as the pn junction diode,
multiple diodes in series should also be simulated.
7.3 Microelectronic Processing
The stability of porous silicon after being subjected to thermal oxidation, ion
implantation, and reactive ion etching were presented and discussed.
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The incorporation of these results into device processing to tailor the luminescence
should be pursued. Implantation should be used after anodization to improve the doping
levels of the porous layer prior to the contact material deposition. Noncontact doping
techniques such as vapor phase and solid source diffusion should be used to produce
junctions in porous silicon. Other processes such as RCA clean or reactive ion etching
in atmospheres not intended to etch silicon should be investigated.
7.4 Selective Formation
A process capable of producing 5 nm wide lines of porous silicon was given.
The process utilizing Si3N4 to protect polished silicon should be incorporated into
a process that uses the Si3N4 to protect bipolar devices that could then be used to control
the luminescence from porous silicon. This would simply require the contact material to
act as an interconnect between the bipolar devices and the porous silicon. The removal
of the nitride layerwithout the alteration of the porous silicon needs refinement. A shadow
mask could still be used to deposit contact materials on large dimension devices.
Porous silicon is still in its infancy. In a world so technologically advanced, the fact
that there are frontiers still opening up amazes some and challenges others. This work
should be looked upon by the reader as a challenge to build upon and improve the results
obtained.
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Appendix A1
N+ BACKSIDE PROFILE AFTER SOG PREDEP
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Appendix A2
N+ BACKSIDE IMPLANT AFTER ANNEAL
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Appendix A3
N+ BACKSIDE PROFILE AFTER SOG PREDEP
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Appendix A4
P+ BACKSIDE PROFILE AFTER SOG PREDEP
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Appendix A5
BORON PROFILE AFTER SOG PREDEP
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Appendix A6
BORON DIFFUSION PROFILE AFTER DRIVE
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Appendix A7
BORON IMPLANT AFTER ANNEAL
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